A very compact analytical model of variable threshold voltage CMOS (VTCMOS) is proposed to study the active on-current, linking it with the stand-by off-current characteristics. Comparisons of modeled results to numerical simulations and experimental data are made with an excellent agreement. It is clearly demonstrated using the model that speed degradation due to low supply voltage can be compensated by the VTCMOS scheme with even smaller power. Influence of the short channel effect (SCE) on the performance of VTCMOS is investigated in terms of a new parameter, dS/dγ, both qualitatively and quantitatively. It is found that the SCE degrades the VTCMOS performance. Issues on the optimum conditions of VTCMOS are discussed.
INTRODUCTION
Very recently, a new functional CMOS device called Variable Threshold Voltage MOSFET (VTCMOS) has promised to be amongst the next generation of ultra-low power devices operating at low supply voltage [1] [2] [3] . The operating principle of VTCMOS is that its threshold voltage (V th ) is controlled by the applied substrate bias (−|V bs |), leading to lower stand-by off current or higher active on-current. The V th shift is given by: ∆V th = γ |V bs | where γ is the body effect factor [4] . The optimal function of the device is to significantly reduce the stand-by off-current keeping high active on-current, or to enhance the active on-current keeping low stand-by current, both of which are indispensable for obtaining high-speed low-power performance. However, it is very difficult to design a VTCMOS satisfying these most requirements, in particular in case of short channel devices whose threshold voltage and effective channel length are hardly predictable. As CMOS technology advances leading to more and more delicate VTCMOS structure, it becomes tedious and complicated to analytically predict VTCMOS' characteristics.
Recently, although Koura et al reported simulation results of the performance of VTCMOS to find optimum conditions [5] , physical interpretation of the optimum parameters, characteristic features and scalability of VTCMOS are still unclear. To our best knowledge, no analytical VTCMOS model has been reported to investigate both of the currents simultaneously.
In this study, we introduce an analytical formula to predict the active and stand-by off-currents characteristics of VTCMOS. The formula is very compact and valid in a wide range of channel lengths. In order to explore the relation between the active oncurrent (I on (a)) and active off-current (I off (a)) at a desired stand-by off-current (I off (s)), we adapt the α-power law model [6] that is widely used by circuit designers. Since these two models are very compact and easy to use, they will be well integrated and practical for low-power circuit designers. The VTCMOS model is compared by numerical simulations and successfully verified by experimental data collected from devices with channel lengths between 4µm and 0.1µm. For the first time, the VTCMOS gate delay time and active power are systematically studied and the influence of the short channel effect (SCE) is discussed. Figure 1 . Schematic description of the characteristics of VTCMOSs whose γ γ γ γ and S are different. For easy comparison and simplicity, off-currents in the stand-by and active modes are set the same. Device A has higher on-current (I on (a)) due to its smaller S but requires larger V bs than device B to attain the same stand-by off current (I off (s)) due to the smaller γ γ γ γ. This is quantitatively understood using (2) and (3) in the text.
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VTCMOS MODEL AND EVALUATION

Fig 1 shows schematic
VTCMOSs. The performance of a VTCMOS is mainly determined by γ and subthreshold slope (S) defined by (dlog 10 I ds /dV g ) −1 at a given |V bs |. When γ is larger, ∆V th becomes larger, and the off-current can be more suppressed or the oncurrent can be more enhanced. On the other hand, when S is degraded, V th should be larger to suppress the off-current and oncurrent is reduced.
In this study, γ is defined as ∆V th /V bs . To avoid confusion, the substrate sensitivity is denoted as Γ (namely, dV th /dV bs at V bs = 0V), which can be given by the ratio of the gate oxide and depletion layer capacitances (Γ=C D /C ox ). γ is smaller than Γ. For a long channel MOSFET at room temperature, S can be expressed in terms of Γ and γ:
where S 0 (=dS/dγ) is larger than 60. This equation indicates that a device with a larger γ has a larger S. However, when the SCE takes place, γ becomes smaller but S increases, consequently resulting in the failure of the above S − γ relation and dS/dγ decreases. New empirical relation between them is proposed in this paper and will be detailed in the relevant section.
The main purpose of the VTCMOS model is to find the relations among I on (a), I off (a) and I off (s) as a function of γ, S and V bs , and subsequently to propose the best performance conditions of a VTCMOS. In this paper, the stand-by off-current is fixed and the active on-current is evaluated to attain the high speed characteristics. 
where Ω is an empirical parameter that depends on the definition of V th and is in general around 7. 
where η >1, but η ≈ 1 unless S is significantly improved under an applied substrate bias. The ratio, r, is a key factor to understand VTCMOS and is very practical to use since structural parameters such as channel length, width and oxide thickness are not included in the ratio equation. 
On-current model
The α-power law model proposed by Sakurai et al is the most widely used drain current model due to its compact mathematical form and high degree of accuracy [6] . In this paper, incorporating the α-power model the active on current of VTCMOS is given by: 
V bs
For the long channel case, B should be close to the value of
and α to 2. If the SCE is not severe, B is expected to be proportional to 1/(1+γ). The effect of γ on α is relatively negligible compared with those of V TH and B. The threshold voltage, V TH , is not necessarily the same with conventionally used ones. Instead, the following relation is fulfilled:
where Θ is a constant [7] . From (2), when I off (s) = 10 −13 A/µm, V TH is given by: 
VTCMOS CHARACTERISTICS
Concerning the speed performance of VTCMOS circuits, the gate delay time is the most crucial factor. In CMOS digital circuits, the gate delay time (t pd ) is given by: 
where C L is the load capacitance, and A is a constant. Fig 4 shows the calculation of the normalized gate delay time of VTCMOS, together with that of the total power in the active mode (P T = P ac + P off ) under the same conditions. The stand-by off-current is fixed (10 −13 A/µm). The thick lines at V bs = 0 indicate the normalized t pd and P T characteristics of a normal CMOS as a function of V dd . As V dd decreases, t pd increases rapidly. However, by applying V bs , t pd is rapidly recovered. Larger V bs denotes a lower threshold voltage, leading to higher I on (a) current and therefore to smaller gate delay time.
The upper inset of Fig 4 shows the contour lines of normalized t pd and P T . It is clearly shown from this contour plot that the speed degradation at a low V dd can be compensated by applying V bs . Note that as V bs increases P T decreases even when t pd is constant, indicating that VTCMOS always consumes smaller power than a normal CMOS (V bs = 0) at the same speed. This figure clearly demonstrates that the high speed operation with both extremely low active and stand-by powers, which cannot be attained in a normal MOSFET with V bs =0, is fulfilled in the VTCMOS scheme. −13 A/µm. When |V bs | = 0 (a normal MOSFET), as γ increases V th increases due to increased S and thus I on (a) decreases. However, when V bs is sufficiently large (for example, |V bs | = 1.2V), as γ increases V th decreases, which is predicted from (6), and I on (a) increases. Therefore, there are two completing factors that degrade and enhance I on (a). When the two factors are balanced at a certain |V bs |, I on (a) looks rarely-dependent on γ, as shown in Fig 5. We denote the characteristic value of |V bs | as |V 0 |. |V 0 | is very important because its value would give a rough idea for the optimum conditions of the VTCMOS performance. Importantly, when |V bs |>|V 0 |, as γ increases I on (a) increases, whilst when |V bs |<|V 0 | as γ increases I on (a) decreases. Therefore, the optimum value of γ depends on whether the applied substrate bias is larger than |V 0 | or not. At a smaller γ value, I on (a) smoothly increases with |V bs |. At the extreme case of γ = 0, I on (a) is given as a constant, I o which is the same with I on (a) when |V bs |=|V 0 |. Recent numerical simulations are consistent with these modeling results [5] .
The physical origin of |V 0 | can be understood by finding a contour line of I on (a) with respect to γ, thus by differentiating (4) with respect to γ :
. (8) Rearranging (8), |V 0 | is given as |V bs | when dI on (a)/dγ = 0 at each γ value:
As seen in (9), |V 0 | is an explicit function of V dd , I off (s), γ, α and S. Most crucial factor in determining |V 0 | is the value of V dd , compared with the other parameters. In addition, since the effect of γ on |V 0 | is small, |V 0 | seems to be a single value independent of γ. For example, with V dd = 1.5V, I off (s)=10
−13 A/µm, and α=1.5, variation of γ from 0.2 to 0.5 corresponds to |V 0 | = ~1.17 and ~1.11V, respectively. Most interesting and important note of the analytical expression of |V 0 | in (9) is the possible scalability of |V 0 | with decreasing V dd . Recent our simulation results are in excellent agreement with this |V 0 | dependence on V dd . Full analysis of this study will be reported separately with the simulation results [8] . Fig 6 shows the calculated |V o | using (9) as a function of targeted I off (s) and dS/dγ. As I off (s) increases, V 0 decreases as shown. This is because V th in the stand-by mode decreases. Consequently, I on (a) enhancement term (second term in (6)) will be dominant. This means that larger I on (a) enhancement can be obtained in a smaller |V bs |. However, dS/dγ increases, V 0 increases, as shown in Fig 6. We have found that the value of dS/dγ is related to the SCE. We have also found that only in terms of the SCE, |V o | should be increased. Detailed implication for dS/dγ will be further discussed below. 
Influence of Short Channel Effect
Once the SCE starts to appear, γ and S are quickly degraded, resultantly leading to a smaller reduction of the stand-by off current at a given V bs and to a significantly reduced enhancement of the active on current at a targeted stand-by off current, as understood from (3), (4) and (6) . To simply quantify the SCE on the performance of VTCMOS seems difficult and inefficient. Nevertheless, it would be instructive to anticipate how much the VTCMOS performance would be degraded by the SCE even in a qualitative level, providing some useful guidelines in designing a VTCMOS of high performance. Since γ and S are main parameters of a VTCMOS, it would be the most important to investigate the SCE on them.
Fig 7 illustrates the numerically calculated values of
The SCE is taken into account in the calculations [9] . For all channel lengths, as N a increases their dS/dγ values seem to converge on one common value of 70mV/decade, which is considered as an ideal value of dS/dγ (=S 0 ) for a long channel uniformly-doped VTCMOS at |V bs | = 1V. The solid arrows point to the regime of the severe short channel effect. As the channel length and substrate doping concentration decrease, γ decreases but S increases. Consequently, dS/dγ decreases. This plot suggests that VTCMOS design should follow the direction where Important message of this plot is that at a larger dS/dγ relative enhancement of I on (a) at a fixed stand-by off current (10 −13 A/µm) becomes larger as V bs increases. This result confirms that the SCE should be suppressed to maximize I on (a) and thus V 0 should be increased in terms of the SCE in VTCMOS.
OPTIMUM DEVICE PARAMETERS
To achieve the best conditions (smaller I off (s) and larger I on (a) or shorter t pd ) of the performance of a VTCMOS, the followings are suggested: (i) As seen in Fig 4, the selections of V dd and |V bs | should be made so as to satisfy both short t pd and low P T requirements. (ii) |V bs | should be set as large as possible to minimize I off (s). However, note that the maximum value of |V bs | is limited by the junction leakage. (iii) As seen in Fig 5, if |V bs | < |V 0 | VTCMOS should be designed to have a smaller γ to get larger I on (a), while if |V bs | > |V 0 | VTCMOS with a large γ should be utilized. (iv) Finally, VTCMOS should be designed to suppress the SCE to enhance I on (a) and to make a steep reduction of I off (s).
CONCLUSION
A very compact analytical VTCMOS model has been developed to facilitate deep-submicron VTCMOS designs for ultra low power applications. Regardless its simplicity, the model is able to explain and predict the various features of a VTCMOS both in qualitative and quantitative manners. For the first time, the short channel effect on the performance of VTCMOS has been both qualitatively and qualitatively investigated. New parameter, dS/dγ, is introduced to quantify the SCE. The optimum conditions of a VTCMOS have been discussed with a clear physical background. The compact and predicative VTCMOS model presented here provides low-power circuit designers with a convenient and accurate way to start their advanced circuit design and research.
